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INTRODUCTION
Since 1970s, the single-chip microcomputer has developed from 4-bit to 8-bit, and has developed rapidly from 16-bit to 32-bit, which was regard as a new type of high single chip computers [1] . Nowadays, it has become a unique branch of computer technology. With the continued growth of the development of manufacturing technology and market demand in recent years, the development speed of the embedded controller is amazing. Embedded micro controller has integrated traditional computers technology together with many new design ideas, such as Harvard architecture, system on chip (SOC), in system programming (ISP), pipelining technology, caching technology and so on [2] . Compared with the high-end one of massive microcontroller families, the traditional 51 core serial microcontroller seems to be out of date. In fact, organically combined a large number of traditional 51 MCUs software and hardware resources, engineer development experience with some of the new technology, the original software and hardware resources can be utilized effectively, and the project developers porting task can reduced also [3] [4] .
In this paper, C8051F is adopted in application, which is a new type of successful MCU in recent years; strictly speaking, it is not the traditional sense of the "single", but within system programming (ISP) and system on chip (SOC) technology.
II. C8051F FAMILY C8051F MCU families are produced by Silicon Labs company, keeping the performance and the integration with the smallest micro controller package (as small as2 mm x 2 mm).The C8051F MCUs are fully integrated mixed-signal System on a Chip MCUs with an internal programmable oscillator(±2%), a true 12-bit multi-channel ADC, a true 12-bit multi-channel ADC, a voltage reference, 100MIPS throughput with 25 MHz clock, Built-in temperature Sensor (±2°C) and an 8051-compatible MCU core with 32kbytes of FLASH memory. There are also I2C/ SPI bus, UART, and SPI serial interfaces implemented in hardware as well as a Programmable Counter/Timer Array (PCA) with five capture/compare modules. There are also 4 general-purpose 16-bit timers and 4 byte-wide general-purpose digital Port I/O [5] [6] . The C8051 is a 'hard wired' implementation of the 8051 microcontroller CPU, as opposed to the original micro-coded version. The instruction set is mapped to a basic two-stage pipeline to increase throughput while maintaining an 8-bit program memory width. The result is a high-performance 8051 microcontroller architecture that executes most instructions within 1 or 2 clock cycles and delivers 20 to 25 times the performance of the original 8051 core [7] [8] . IV. EXPERIMENTAL METHODS AND MEANS The special development board, experiment box and simulation software were often employed in experimental for the traditional MCS-51 MCUs. Software programming was often later than hardware designing and debugging. The Initial software programming was debugging for only pure logic and computing. While with the increase of clock frequency and the complexity of packaging, this model is becoming more and more difficult for practical development. The C8051F MCUs have on-chip JTAG (Joint European Test Action Group, JETAG) boundary scan and debug circuit that provides non-intrusive, full speed, in-circuit debugging using the production part installed in the end application, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing
peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep they synchronized.
The standard JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO, respectively, mode selection, clock, data input and data output line. The debugging system requires a Windows 95/98/NT/ME/2000 computer with one available RS-232 serial port. The PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the four JTAG pins and VDD and GND. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6 V. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter. The structure of JTAG is shown in Fig. 1 .
Through the 16-bit JTAG Instruction Register (IR), any of the seven instructions shown in Fig. 3 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the C8051F MCUs. The DR in the Boundary Scan path is a 134-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus.
V. REFORM OF TEACHING METHODS
One of the key factors on learning a course well is students' interest always lacking for the hard course. Many students think that "hardware is difficult to learn", "learning is useless" and so on. The views have its complicated reasons in many aspects, such as characteristics of the hardware curriculum, more details of hardware, the working principle of the hardware and the way of thinking and behavior of "misfits", etc., so that students are not suited to the complex instructions and complex hardware circuit.
A. Experimental Teaching
For hardware courses, students should integrate theoretical knowledge with the actual computer, integrated circuit chip and so on, and deepen understanding and digest through carrying out the actual design and production. Because of the various restrictions of which are weak and confined with limited experimental courses, it is difficult for the students to solve the actual hardware design. For students' learning ability is uneven, so that many students regard computer hardware, such a "visible" and "touch" of things, but as "abstract" theory.
"Task driven" is an experimental teaching mode of inquiry teaching. Its remarkable feature is that both teaching and learning are based on several tasks in order to train students' ability of analyzing and solving problems themselves. Combinations thought of the "task driven" and computer hardware teaching, a new type of teaching content would be constructed by decomposing the theoretical knowledge and practical skills according into a few experimental subjects from the shallower to the deeper application with a clear goal. While the students complete these task independently within the specified time, so as to achieve the teaching goal.
B. Quantitative Evaluation
The traditional curriculum evaluation is confined to the final examination after the end of the course. For C8051F MCU family has many kinds, complex structure, abundant internal resources and so on, it is difficult to reflect the students' practical ability and scientific research innovation ability by traditional closed examination. Therefore, a new type of quantitative assessment mechanism for classroom assessment was proposed to evaluate the achievement abilities of students, according to the attendance, examination, scientific and technological innovation indicators, as shown in table 2. VI. SUMMARY This paper reformed the teaching content of the course of the principle and application of single chip microcomputer in view of the current situation of the teaching and application based on C8051F Series MCU. First of all, the characteristics and applications of C8051F MCUs were analyzed. Then, the teaching methods were discussed by decomposing the theoretical knowledge and practical skills according into a few experimental subjects from the shallower to the deeper application with a clear goal. At last, a novel quantitative evaluation for students' learning achievement was also produced combined with the actual situation, quantitative assessment, comprehensive evaluation, etc. It is proved that the methods had great popularization and application value for training high-quality applied and professional talents.
